38
Microsoft Visual Studio
TM
editor and Eclipse IDE. During the design and debugging phase
we used this debugger for loading image into the CNN model and test the functionality of
different modules and complete system. After debugging
system we generate the
optimized FPGA hardware and software interface and programmed on the FPGA by XILINX
EDK
TM
. Details of complete system are described in chapter 7.